





1/25



2/25



A, B, C, D...Basic block
 Memory image of program

FIG. 2 (PRIOR ART)

3/25





FIG. 3

4/25



* Data width Wbit of each bank, bank capacity C, $N_1 = N_a + N_b + N_c$, $N_2 = N_b + N_c + N_d$

FIG. 4

5/25







FIG. 5



* Data width Wbit of each bank, bank capacity C, $N_1=Na+Nb+Nc$, $N_2=Nb+Nc+Nd$ **FIG. 6**

7/25



8/25




FIG. 9




FIG. 11

9/25




FIG. 10

10/25




FIG. 12

11/25




FIG. 13

12/25




FIG. 14

13/25




FIG. 15




FIG. 16

14/25




FIG. 17




FIG. 18




FIG. 19

16/25




FIG. 20

17/25




FIG. 21

18/25




FIG. 22

19/25




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 31




FIG. 27






FIG. 29




FIG. 30